TEXT View Source
# UNIDENTIFIED
MB286T 20
Processor 80286
Processor Speed 20MHz
Chip Set Goldstar
Max. Onboard DRAM 5MB
Cache None
BIOS AMI
Dimensions 220mm x 230mm
I/O Options None
NPU Options 80287
IMG IMG 1
+------------------------------------------------------------+
| CONNECTIONS |
|------------------------------------------------------------|
| Purpose | Location | Purpose | Location |
|---------------------+----------+----------------+----------|
| Power LED & keylock | J4 | Turbo LED | J8 |
|---------------------+----------+----------------+----------|
| External battery | J2 | Reset switch | J11 |
|---------------------+----------+----------------+----------|
| Turbo switch | J7 | Speaker | J13 |
+------------------------------------------------------------+
+------------------------------------------------------------+
| USER CONFIGURABLE SETTINGS |
|------------------------------------------------------------|
| Function | Jumper | Position |
|----------------------------------------+--------+----------|
| » | CMOS memory normal operation | J1 | Closed |
|---+------------------------------------+--------+----------|
| | CMOS memory clear | J1 | Open |
|---+------------------------------------+--------+----------|
| » | Factory configured - do not alter | JP1 | N/A |
|---+------------------------------------+--------+----------|
| » | Factory configured - do not alter | JP8 | N/A |
|---+------------------------------------+--------+----------|
| » | Factory configured - do not alter | JP9 | N/A |
|---+------------------------------------+--------+----------|
| » | Monitor type select color | JP10 | Closed |
|---+------------------------------------+--------+----------|
| | Monitor type select monochrome | JP10 | Open |
+------------------------------------------------------------+
+------------------------------------------------------------+
| DRAM CONFIGURATION |
|------------------------------------------------------------|
| Size | Bank 0 | Parity | Bank 1 | Parity | Bank | Bank |
| | | 0 | | 1 | 2 | 3 |
|--------+---------+---------+--------+--------+------+------|
| 512KB | (4) | (2) | NONE | NONE | NONE | NONE |
| | 44256 | 41256 | | | | |
|--------+---------+---------+--------+--------+------+------|
| 1MB | (4) | (2) | (4) | (2) | NONE | NONE |
| | 44256 | 41256 | 44256 | 41256 | | |
|--------+---------+---------+--------+--------+------+------|
| 2MB | (4) | (2) | (4) | (2) | (2) | (2) |
| | 44256 | 41256 | 44256 | 41256 | 256K | 256K |
| | | | | | x 9 | x 9 |
|--------+---------+---------+--------+--------+------+------|
| 3MB | (4) | (2) | (4) | (2) | (2) | NONE |
| | 44256 | 41256 | 44256 | 41256 | 1M x | |
| | | | | | 9 | |
|--------+---------+---------+--------+--------+------+------|
| 5MB | (4) | (2) | (4) | (2) | (2) | (2) |
| | 44256 | 41256 | 44256 | 41256 | 1M x | 1M x |
| | | | | | 9 | 9 |
|------------------------------------------------------------|
| Note: This table for use when banks 0 & 1 are used for |
| base memory and banks 2 & 3 are used for expansion memory. |
+------------------------------------------------------------+
+------------------------------------------------------------+
| DRAM CONFIGURATION |
|------------------------------------------------------------|
| Size | Bank 0 | Bank 1 | Bank 2 | Bank 3 |
|---------+----------+----------+----------------+-----------|
| 512KB | NONE | NONE | (2) 256K x 9 | NONE |
|---------+----------+----------+----------------+-----------|
| 1MB | NONE | NONE | (2) 256K x 9 | (2) 256K |
| | | | | x 9 |
|---------+----------+----------+----------------+-----------|
| 2MB | NONE | NONE | (2) 1M x 9 | NONE |
|---------+----------+----------+----------------+-----------|
| 2.5MB | NONE | NONE | (2) 256K x 9 | (2) 1M x |
| | | | | 9 |
|---------+----------+----------+----------------+-----------|
| 4MB | NONE | NONE | (2) 1M x 9 | (2) 1M x |
| | | | | 9 |
|------------------------------------------------------------|
| Note: This table for use when banks 2 & 3 are used for |
| base memory only. |
+------------------------------------------------------------+
+------------------------------------------------------------+
| BASE MEMORY CONFIGURATION |
|------------------------------------------------------------|
| Banks | JP1, JP2, JP3, JP4, |
| | JP5 & JP6 |
|--------------------------------------+---------------------|
| Base memory : Banks 2 & 3 | pins 1 & 2 closed |
|--------------------------------------+---------------------|
| Base memory : Banks 0 & 1 (Expansion | pins 2 & 3 closed |
| memory : Banks 2 & 3) | |
|------------------------------------------------------------|
| Note: Exact arrangement & size of DIPP sockets |
| unidentified. |
+------------------------------------------------------------+