TEXT View Source
# UNIDENTIFIED
486LC25/33
Processor 80486DX
Processor Speed 25/33MHz
Chip Set Intel
Max. Onboard DRAM 16MB
Cache 128/256KB
BIOS AMI/Award/Phoenix
Dimensions 335mm x 277mm
I/O Options None
NPU Options 4167
IMG IMG 1
+------------------------------------------------------------+
| CONNECTIONS |
|------------------------------------------------------------|
| Purpose | Location | Purpose | Location |
|-------------------+----------+------------------+----------|
| Power LED & | J1 | Reset switch | J5 |
| keylock | | | |
|-------------------+----------+------------------+----------|
| Turbo switch | J3 | Turbo LED | J6 |
|-------------------+----------+------------------+----------|
| Speaker | J4 | External battery | JB2 |
|------------------------------------------------------------|
| Note:Pin one locations are unidentified. |
+------------------------------------------------------------+
+------------------------------------------------------------+
| USER CONFIGURABLE SETTINGS |
|------------------------------------------------------------|
| Function | Jumper/Switch | Position |
|-------------------------------+---------------+------------|
| » | DRAM speed select 80ns or | JP4 | pins 2 & 3 |
| | 100ns (for 25Mhz CPU) | | closed |
|---+---------------------------+---------------+------------|
| | DRAM speed select 60ns or | JP4 | pins 1 & 2 |
| | 80ns (for 33MHz CPU) | | closed |
|---+---------------------------+---------------+------------|
| » | Factory configured - do | SW1/1 | N/A |
| | not alter | | |
|---+---------------------------+---------------+------------|
| » | Operating system select | SW1/2 | Off |
| | other than SCO UNIX Open | | |
| | Desktop | | |
|---+---------------------------+---------------+------------|
| | Operating system select | SW1/2 | On |
| | SCO UNIX Open Desktop | | |
|---+---------------------------+---------------+------------|
| » | Monitor type select color | SW1/5 | On |
|---+---------------------------+---------------+------------|
| | Monitor type select | SW1/5 | Off |
| | monochrome | | |
|---+---------------------------+---------------+------------|
| » | DRAM 32-bit access | SW1/6 | On |
| | enabled | | |
|---+---------------------------+---------------+------------|
| | DRAM 32-bit access | SW1/6 | Off |
| | disabled | | |
+------------------------------------------------------------+
+------------------------------------------------------------+
| DRAM CONFIGURATION |
|------------------------------------------------------------|
| Size | Bank 0 | Bank 1 | Bank 2 | Bank 3 |
|------+-------------+-------------+------------+------------|
| 1MB | (4) 256K x | NONE | NONE | NONE |
| | 9 | | | |
|------+-------------+-------------+------------+------------|
| 2MB | (4) 256K x | (4) 256K x | NONE | NONE |
| | 9 | 9 | | |
|------+-------------+-------------+------------+------------|
| 3MB | (4) 256K x | (4) 256K x | (4) 256K x | NONE |
| | 9 | 9 | 9 | |
|------+-------------+-------------+------------+------------|
| 4MB | (4) 256K x | (4) 256K x | (4) 256K x | (4) 256K x |
| | 9 | 9 | 9 | 9 |
|------+-------------+-------------+------------+------------|
| 4MB | (4) 1M x 9 | NONE | NONE | NONE |
|------+-------------+-------------+------------+------------|
| 8MB | (4) 1M x 9 | (4) 1M x 9 | NONE | NONE |
|------+-------------+-------------+------------+------------|
| 12MB | (4) 1M x 9 | (4) 1M x 9 | (4) 1M x 9 | NONE |
|------+-------------+-------------+------------+------------|
| 16MB | (4) 1M x 9 | (4) 1M x 9 | (4) 1M x 9 | (4) 1M x 9 |
+------------------------------------------------------------+
+------------------------------------------------------------+
| DRAM JUMPER CONFIGURATION |
|------------------------------------------------------------|
| Size | JP1 | JP2 | JP3 |
|----------+--------------------+--------------+-------------|
| 1MB | pins 1 & 2 closed | pins 1 & 2 | pins 1 & 2 |
| | | closed | closed |
|----------+--------------------+--------------+-------------|
| 2MB | pins 2 & 3 closed | pins 1 & 2 | pins 1 & 2 |
| | | closed | closed |
|----------+--------------------+--------------+-------------|
| 3MB | pins 1 & 2 closed | pins 2 & 3 | pins 1 & 2 |
| | | closed | closed |
|----------+--------------------+--------------+-------------|
| 4MB 1 | pins 2 & 3 closed | pins 2 & 3 | pins 1 & 2 |
| | | closed | closed |
|----------+--------------------+--------------+-------------|
| 4MB 2 | pins 1 & 2 closed | pins 1 & 2 | pins 2 & 3 |
| | | closed | closed |
|----------+--------------------+--------------+-------------|
| 8MB | pins 2 & 3 closed | pins 1 & 2 | pins 2 & 3 |
| | | closed | closed |
|----------+--------------------+--------------+-------------|
| 12MB | pins 1 & 2 closed | pins 2 & 3 | pins 2 & 3 |
| | | closed | closed |
|----------+--------------------+--------------+-------------|
| 16MB | pins 2 & 3 closed | pins 2 & 3 | pins 2 & 3 |
| | | closed | closed |
|------------------------------------------------------------|
| Note 1 :Use this setting when (4) 256K x 9 SIMMs are |
| populating all four banks. |
| |
| Note 2 :Use this setting when (4) 1M x 9 SIMMs are |
| populating Bank 0. |
+------------------------------------------------------------+
+------------------------------------------------------------+
| CACHE CONFIGURATION |
|------------------------------------------------------------|
| Size | Bank 0 | Bank 1 |
|------------------+--------------------+--------------------|
| 128KB | (4) 32K x 8 | NONE |
|------------------+--------------------+--------------------|
| 256KB | (4) 32K x 8 | (4) 32K x 8 |
+------------------------------------------------------------+
+------------------------------------------------------------+
| CACHE SWITCH CONFIGURATION |
|------------------------------------------------------------|
| Function | Switch | Position |
| | SW1 | |
|----------------------------------------+--------+----------|
| » | SRAM cache enabled | SW1/3 | On |
|---+------------------------------------+--------+----------|
| | SRAM cache disabled | SW1/3 | Off |
|---+------------------------------------+--------+----------|
| » | DRAM installed between 12MB and | SW1/4 | On |
| | 16MB is cached | | |
|---+------------------------------------+--------+----------|
| | DRAM installed between 12MB and | SW1/4 | Off |
| | 16MB is not cached | | |
+------------------------------------------------------------+
+------------------------------------------------------------+
| BIOS CONFIGURATION |
|------------------------------------------------------------|
| Size | JP5 | SW1/7 |
|-------------------+--------------------+-------------------|
| 27256 | pins 1 & 2 closed | Off |
|-------------------+--------------------+-------------------|
| 27512 | pins 2 & 3 closed | On |
+------------------------------------------------------------+