TEXT View Source
# PINE TECHNOLOGY
PT-524G, PT-528G (VER.2)
Card Type Video card
Video Chip Set Cirrus Logic
Highest Resolution Supported 1280 x 1024
Maximum Video Memory 2MB RAM (with GD-5428 chip)
Data Bus 32-bit VESA Local Bus
Video Types Supported XVGA
IMG IMG 1
+------------------------------------------------------------+
| CONNECTIONS |
|------------------------------------------------------------|
| Function | Label | Function | Label |
|------------------------+-------+-------------------+-------|
| 15-pin analog video | CN1 | Feature connector | CN2 |
| port | | | |
+------------------------------------------------------------+
+------------------------------------------------------------+
| USER CONFIGURABLE SETTINGS |
|------------------------------------------------------------|
| Function | Label | Position |
|-------------------------------+--------+-------------------|
| Wait State for LBA enabled | JP2 | Pins 2 & 3 closed |
|-------------------------------+--------+-------------------|
| Wait State for LBA disabled | JP2 | Pins 1 & 2 closed |
|-------------------------------+--------+-------------------|
| IRQ 9 enabled | JP5 | Closed |
|-------------------------------+--------+-------------------|
| IRQ 9 disabled | JP5 | Open |
|------------------------------------------------------------|
| Note:Exact location of pin 1 is unidentified. |
+------------------------------------------------------------+
+------------------------------------------------------------+
| MEMORY BANKS SELECTION |
|------------------------------------------------------------|
| Bank 0 | Bank 1 | JP3 | JP4 |
|----------------+---------------+-------------+-------------|
| U3 & U8 | U1, U2, U4 - | Pins 1 & 2 | Pins 1 & 2 |
| | U7, U9, U10 | closed | closed |
|----------------+---------------+-------------+-------------|
| U1, U2, U4 - | U3 & U8 | Pins 2 & 3 | Pins 2 & 3 |
| U7, U9, U10 | | closed | closed |
|------------------------------------------------------------|
| Note:Bank 0 and bank 1 are determined by JP3 and JP4 |
| settings. Exact location of pin 1 is unidentified. |
+------------------------------------------------------------+
+------------------------------------------------------------+
| RAM CONFIGURATION |
|------------------------------------------------------------|
| Size | Bank 0/1 | Bank 1/0 |
|-----------------------+-----------------+------------------|
| 1MB | (8) 256KB X 4 | None |
|-----------------------+-----------------+------------------|
| 1MB | None | (2) 256KB X 16 |
|-----------------------+-----------------+------------------|
| 2MB (with GD-5428 | (8) 256KB X 4 | (2) 256KB X 16 |
| chip) | | |
|-----------------------+-----------------+------------------|
| 2MB (with GD-5428 | (8) 256KB X 4 | (2) 256KB X 16 |
| chip) | | |
|------------------------------------------------------------|
| Note:Bank 0 and Bank 1 are determined by JP3 & JP4 |
| jumper settings. (See above table) |
+------------------------------------------------------------+